在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
芯片精品文章合集(500篇!)    创芯人才网--重磅上线啦!
查看: 1351|回复: 3

[招聘] 【英伟达NVIDIA-上海】招聘电路设计工程师/ DFT工程师

[复制链接]
发表于 2018-4-2 17:11:39 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x

工作地点:上海市浦东新区秋月路26      

投递邮箱:heatherl@nvidia.com   


存储器电路设计工程师 [size=13.3333px]Circuit Design Engineer


工作职责:


  • High performance, low power, small area custom digitalcircuit design for graphics processors.
  • Circuit architecting, simulation and characterization of custom design circuit.
  • Logic equivalence checking and transistor level function verification.
  • Participating in building CAD flow for circuit design.
  • layout floor planning and supervision.



任职资格:

  • BSEE minimum, MSEE preferred.
  • Strong background in deep submicron CMOS process and device.
  • Good knowledge in high speed digitalcircuit design techniques.
  • Understanding of on-chip inter connect.
  • Experience in circuit simulation, schematic capture and layout verification CAD tools.
  • Must be a team player with effective written and verbal communication skills.
  • Must be able to learn quickly and work independently.


DFT工程师 DFT Engineer


工作职责:


  • You'll be responsible for DFT planning, DFT implementation, DFT verification and silicon bring up at IP or fullchip level for all of NVIDIA's semiconductor products, starting with Memory BIST design and implementation.
  • In addition, you will have chance to improve DFT design, architecture and flow continuously.


任职资格:

  • BSEE with 3+, MSEE with 2+ years of experience or PhD in DFT or related domains.
  • Solid background on verilog and asic design
  • Proven knowledge and expertise in defining and implementing 1500, Scan test plans and ATPG
  • Deep understanding on Memory BIST
  • Good exposure to multi-functional areas including RTL & clocks design, STA, place-n-route and power, to ensure we are making the right trade-offs
  • Excellent analytical skills in verification and validation of test patterns and logic on complex and multi-million gate designs using vendor tools
  • Experience in silicon debug and bring-up on the ATE with an understanding of pattern formats, failure processing and diagnostics
  • Strong programming and scripting skills in Perl, Python or Tcl desired
  • Excellent written and oral communication skills in English with the curiosity to work on rare challenges



工作地点:上海市浦东新区秋月路26      

投递邮箱:heatherl@nvidia.com  

 楼主| 发表于 2018-4-9 11:37:29 | 显示全部楼层
顶一个~~
 楼主| 发表于 2018-4-23 10:55:13 | 显示全部楼层
顶一个~~~
 楼主| 发表于 2018-5-14 11:05:51 | 显示全部楼层
顶一个~~~
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /3 下一条

小黑屋| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-4-20 10:59 , Processed in 0.021744 second(s), 6 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表