在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
芯片精品文章合集(500篇!)    创芯人才网--重磅上线啦!
查看: 1191|回复: 0

[招聘] Cadence Principal / Lead Application Engineer –前端验证热招中

[复制链接]
发表于 2018-1-26 11:59:54 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x

Cadence Principal / LeadApplication Engineer –前端验证热招中

更多职位信息敬请关注Cadence公众微信平台:Cadence微招聘

If you have interest, PLS send your update CV to job_china@cadence.com

Principal / Lead Application Engineer (Front-end Verification)

Location:Shanghai / Beijing

PositionDescription:

- Workclosely with the Sales team to identify and scope opportunities for Cadence SoC Verification solution, simulation Emulationand Acceleration products.

- Plan,execute and manage key technical evaluations and benchmark with existing andpotential customers.

- Train,ramp-up and accompany customer project.

- Conductbasic and advanced trainings, presentations and demos as necessary.

- Providingtechnical expertise to address clients’ queries, which need expert involvement.

- Alignedclosely with corporate engineering and sales/marketing team on customerrequirement for product direction/improvement.

PositionRequirements:         

- 4~8 years’ experience in the following areas:

- Design experience in verilog/Vhdl for IP orSoC chip level.

- HW verification with knowledge of System Verilog/VHDLand HDL simulators

- FPGAprototyping project experience

- Experiencewith hardware emulator or accelerator is a big advantage

- Advanced Verification Methodology like UVM is a plus

- Knowledgeof Unix and Linux is highly desired

- Strongverbal and written communication skills in English

- Strongteamwork skills with good human relationship

您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条

关闭

小黑屋| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-3-29 19:12 , Processed in 0.026115 second(s), 7 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表