在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 3717|回复: 27

[资料] High-level Verification(SOC验证新方法)

[复制链接]
发表于 2018-1-23 18:56:29 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
Given the growing size and heterogeneity of Systems on Chip (SOC), the design process from initial specification to chip fabrication has become increasingly com- plex. The growing complexity provides incentive for designers to use high-level languages such as C, SystemC, and Systemverilog for system-level design. While a major goal of these high-level languages is to enable verification at a higher level of abstraction, allowing early exploration of system-level designs, the focus so far has been on traditional testing techniques such as random testing and scenario-based testing.
This book focuses on the rapidly growing area of high-level verification. We envision a design methodology that relies upon advances in synthesis techniques as well as on incremental refinement of the design process. These refinements can be done manually or through elaboration tools. In this book, we discuss verification of specific properties in designs written using high-level languages as well as checking that the refined implementations are equivalent to their high-level specifications. The novelty of each of these techniques is that they use a combination of formal techniques to do scalable verification of system designs completely automatically.
The verification techniques fall into two categories: (a) methods for verifying properties of high-level designs and (b) methods for verifying that the translation from high-level design to a low-level Register Transfer Language (RTL) design pre- serves semantics. Taken together, these two parts guarantee that properties verified in the high-level design are preserved through the translation to low-level RTL. By performing verification on the high-level design, where the design description is smaller in size and the design intent information is easier to extract, and then checking that all refinement steps are correct, we describe a hardware develop- ment methodology that provides strong and expressive guarantees that are difficult to achieve by directly analyzing the low-level RTL code.
We expect the reader to gain appreciation and knowledge of the recent advances in raising the abstraction for design verification tasks. While the complexity of the problem is not lost on a typical reader, this book would ultimately present a posi- tive outlook on the engineering solutions to the problem that the reader can use in practice.

978-1-4419-9359-5.pdf

3.42 MB, 下载次数: 157 , 下载积分: 资产 -2 信元, 下载支出 2 信元

SOC验证新方法

发表于 2018-1-23 21:24:58 | 显示全部楼层
thanks for sharing
发表于 2018-1-23 23:41:39 | 显示全部楼层
多谢分享。。。。
发表于 2018-1-24 03:55:36 | 显示全部楼层
thanks!
发表于 2018-1-24 09:18:41 | 显示全部楼层
thanks for sharing
发表于 2018-1-24 22:44:28 | 显示全部楼层
多谢分享。。。
发表于 2018-1-25 17:17:07 | 显示全部楼层
thnx!
 楼主| 发表于 2018-1-29 15:17:13 | 显示全部楼层
欢迎下载!!!!!
 楼主| 发表于 2018-2-3 16:38:39 | 显示全部楼层
欢迎下载!!!!!!!!!!
发表于 2018-2-3 17:47:40 | 显示全部楼层
你比的资料
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条

×

小黑屋| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-3-29 01:38 , Processed in 0.030093 second(s), 7 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表