在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 8060|回复: 4

[原创] Memory 中的 scramble 的作用是什么

[复制链接]
发表于 2017-7-3 15:48:42 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
在memory中 对 addr 和 data 进行 scrambling 的作用的是什么 ?
发表于 2018-3-21 21:48:59 | 显示全部楼层
回复 1# flow2000a


    同问,求大神support
发表于 2018-3-26 16:37:59 | 显示全部楼层
原因是实际物理上的memory单元排布并不与逻辑地址体现的一致,要测比如相邻单元耦合一类的故障,就需要给MBIST工具提供scrambling/mappping信息,这会影响MBIST写读的地址顺序。data方面同理。
Frequently in memory designs, physically adjacent cells do not correspond to consecutive
external addresses. That is, the memory translates the supplied external address (logical
address) to some internal address (topological address) that it uses to access a specific memory cell. This translation is also known as address scrambling.
至于为什么memory设计physical与logical不一致:
In many cases, the physical arrangement of memory cells does not correspond to the assumed
logical arrangement, as a result of different memory design requirements. Some reasons for
these differences include the following:
• In order to deal with small memory cells, memory designers sometimes fit the periphery
cells in the pitch of more than one memory cell. For instance, they lay out sense
amplifiers in the pitch of 4, 8, or more memory cells, so they place the corresponding
bits of different words next to each other in the memory core, to be able to multiplex
these corresponding bits onto one common sense-amplifier circuit.
• In order to balance the load on different address lines or (pre)decoded lines, memory
designers sometimes scatter the wordlines or bitlines.
• In order to minimize the size of address and column decoders, as well as the length and
hence propagation times of row and column select lines, memory arrays are typically
divided into several sub-arrays.
• In order to increase the yield for larger memories, spare (redundant) rows and/or
columns are often implemented, which typically disrupt the physical address sequence.
发表于 2019-4-4 22:59:38 | 显示全部楼层
请教 memory 中的 scramble 和 bitmap 有什么不同吗?
发表于 2023-9-6 23:39:45 | 显示全部楼层


ustc12 发表于 2018-3-26 16:37
原因是实际物理上的memory单元排布并不与逻辑地址体现的一致,要测比如相邻单元耦合一类的故障,就需要给MB ...


请教您 引用的这段解释出自哪本书,想找来看一看
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条

×

小黑屋| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-3-28 23:46 , Processed in 0.021011 second(s), 6 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表