在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
楼主: megaic

[资料] Digital Integrated Circuit Design Using Verilog and SystemVerilog高清文字版1信元

[复制链接]
发表于 2016-4-25 22:06:26 | 显示全部楼层
谢谢O(∩_∩)O
 楼主| 发表于 2016-4-26 10:24:42 | 显示全部楼层
回复 1# megaic


   我顶顶顶顶顶顶顶顶顶顶顶顶顶顶顶顶顶顶顶顶
 楼主| 发表于 2016-4-29 13:42:52 | 显示全部楼层
我地地道道的点点滴滴顶顶顶顶顶顶顶顶顶顶顶顶顶顶顶顶顶顶顶顶顶顶顶顶顶顶顶顶顶顶顶顶顶顶顶弟弟
发表于 2016-4-29 16:02:58 | 显示全部楼层
GOOD BOOK, THank you for your sharing
发表于 2016-5-3 15:36:17 | 显示全部楼层
eetop.cn_Digital Integrated Circuit Design Using Verilog and SystemVerilog_2015.part1.rar (13.35 MB)

eetop.cn_Digital Integrated Circuit Design Using Verilog and SystemVerilog_2015.part2.rar (13.35 MB)

eetop.cn_Digital Integrated Circuit Design Using Verilog and SystemVerilog_2015.part3.rar (13.35 MB)

eetop.cn_Digital Integrated Circuit Design Using Verilog and SystemVerilog_2015.part4.rar (8.06 MB)
发表于 2016-5-3 15:37:10 | 显示全部楼层
eetop.cn_Digital Integrated Circuit Design Using Verilog and SystemVerilog_2015.part1.rar (13.35 MB)

eetop.cn_Digital Integrated Circuit Design Using Verilog and SystemVerilog_2015.part2.rar (13.35 MB)

eetop.cn_Digital Integrated Circuit Design Using Verilog and SystemVerilog_2015.part3.rar (13.35 MB)

eetop.cn_Digital Integrated Circuit Design Using Verilog and SystemVerilog_2015.part4.rar (8.06 MB)
发表于 2016-5-3 15:57:31 | 显示全部楼层
eetop.cn_Digital Integrated Circuit Design Using Verilog and SystemVerilog_2015.part1.rar (13.35 MB)

eetop.cn_Digital Integrated Circuit Design Using Verilog and SystemVerilog_2015.part2.rar (13.35 MB)

eetop.cn_Digital Integrated Circuit Design Using Verilog and SystemVerilog_2015.part3.rar (13.35 MB)

eetop.cn_Digital Integrated Circuit Design Using Verilog and SystemVerilog_2015.part4.rar (8.06 MB)
发表于 2016-5-3 15:59:26 | 显示全部楼层
eetop.cn_Digital Integrated Circuit Design Using Verilog and SystemVerilog_2015.part1.rar (13.35 MB)

eetop.cn_Digital Integrated Circuit Design Using Verilog and SystemVerilog_2015.part2.rar (13.35 MB)

eetop.cn_Digital Integrated Circuit Design Using Verilog and SystemVerilog_2015.part3.rar (13.35 MB)

eetop.cn_Digital Integrated Circuit Design Using Verilog and SystemVerilog_2015.part4.rar (8.06 MB)
发表于 2016-5-24 17:26:29 | 显示全部楼层
THANK YOU
发表于 2016-5-24 17:46:27 | 显示全部楼层
看看,不过原版的看不大懂
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /3 下一条

×

小黑屋| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-4-24 10:36 , Processed in 0.026803 second(s), 6 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表