verilog coding styles for RTL Synthesis

QQben · 发表于 2016-3-7 13:06:48

谢谢分享

Loserman1964 · 发表于 2016-3-8 07:39:59

verilog wow!

lzhp · 发表于 2016-3-11 12:47:36

学习学习！！！！！！！！！！！！！！！1

Ryggeor · 发表于 2016-4-12 04:25:28

thnx!

jimcmwang · 发表于 2016-4-12 11:24:40

Agenda:  1. Overview of Register Transfer Level Synthesis
  2. Verilog => Combinational Circuits
  3. Verilog => Sequential Circuits
  4. Resource Blocks and Resource Sharing
  5. Collection of Unsupported Coding Styles and Their Resolution
  6. Simulation <=> Synthesis Mismatches
  7. Efficient Synthesis Coding styles
  8. Migration of Digital Design Experiences
  9. coding Styles For Design Reuse
  10. Non-Trivial Verilog Analysis Errors

Original from Synopsys.zip (2.21 MB)

qijiemily · 发表于 2016-5-11 20:35:09

感谢奉献

joygo · 发表于 2016-5-12 20:53:57

都是从哪弄来的这些好资料呢

risccpu · 发表于 2016-12-29 14:31:39

A good reference for RTL coding

risccpu · 发表于 2017-7-19 13:56:55

very good rtl coding style from Synopsys.

rayslike · 发表于 2017-7-19 15:19:37

非常感谢楼主。

[资料] verilog coding styles for RTL Synthesis

站长推荐 /3