在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 1693|回复: 3

[活动] 每日一奖----20140611

[复制链接]
发表于 2014-6-12 09:38:08 | 显示全部楼层 |阅读模式
200资产
Q21. What is negative slack ? How it affects timing?

发表于 2014-6-12 16:26:58 | 显示全部楼层
negative slack is the expression of timing violation.
the better the abs of negative slack,the larger violation the timing.
发表于 2014-6-13 16:04:55 | 显示全部楼层
In static timing analysis, slack indicates whether timing is met along a timing path.
A positive slack means that the signal can get from the start point to the endpoint of the timing path fast enough for the circuit to operate correctly.
A negative slack means that the data signal is unable to traverse the combinational logic between the start point and the end point of the timing path fast enough to ensure correct circuit operation.
This means your system has some kind of timing violations.
I don't know what means "how it affects timing". If there's negative slack, the timing is kind of failed. The whole system would not be working.
发表于 2014-6-16 10:32:50 | 显示全部楼层
how it affects timing:
我觉得是否能理解为:对于setup来说,可能芯片的性能不能满足要求,但可以通过降频实现;
                    对于hold来说,neg slack影响的就是芯片的功能了。
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条

×

小黑屋| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-3-29 05:14 , Processed in 0.017065 second(s), 5 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表