在ISE14.4环境下,生成PCIE核,X8,2.5G。添加example_design,source,simulation。修改board_common.v,tests.v到其所在文件夹,如`include "E:/work/ISE/ISE14.4/PCIE_20140225/ipcore_dir/pcie/simulation/functional/board_common.v";仿真,如图:
另,提示pci_exp_expect_tasks.v下:
initial
begin
error_file_ptr = $fopen("error.dat");
if (!error_file_ptr) begin
$write("ERROR: Could not open error.dat.\n");
$finish;
end
end
和sample_tests1.v下:
else if(testname == "sample_smoke_test0")
begin
没有波形啊,所以没法查,这是提示信息,望指教:
ISim P.49d (signature 0x8ef4fb42)
This is a Full version of ISim.
WARNING: File "E:/work/ISE/ISE14.4/pcie_20140226/ipcore_dir/pcie/simulation/functional/pcie_pcie_7x.v" Line 353. For instance pcie_7x_i/pcie_block_i/, width 128 of formal port TRNTD is not equal to width 64 of actual signal trn_td.
WARNING: File "E:/work/ISE/ISE14.4/pcie_20140226/ipcore_dir/pcie/simulation/functional/pcie_pcie_7x.v" Line 354. For instance pcie_7x_i/pcie_block_i/, width 2 of formal port TRNTREM is not equal to width 1 of actual signal trn_trem.
WARNING: File "E:/work/ISE/ISE14.4/pcie_20140226/ipcore_dir/pcie/simulation/functional/pcie_pcie_7x.v" Line 549. For instance pcie_7x_i/pcie_block_i/, width 128 of formal port TRNRD is not equal to width 64 of actual signal trn_rd.
WARNING: File "E:/work/ISE/ISE14.4/pcie_20140226/ipcore_dir/pcie/simulation/functional/pcie_pcie_7x.v" Line 550. For instance pcie_7x_i/pcie_block_i/, width 2 of formal port TRNRREM is not equal to width 1 of actual signal trn_rrem.
ERRORortability:3 - This Xilinx application has run out of memory or has
encountered a memory conflict. Current memory usage is 2093776 kb. You can
try increasing your system's physical or virtual memory. If you are using a
Win32 system, you can increase your application memory from 2GB to 3GB using
the /3G switch in your boot.ini file. For more information on this, please
refer to Xilinx Answer Record #14932. For technical support on this issue,
you can open a WebCase with this project attached at http://www.xilinx.com/support.
ERROR: The simulation failed to launch for the following reason:
The Simulation shut down unexpectedly during initialization. Please review the ISim log (isim.log) for details.
Please shut down ISim and retry the simulation. If the problem persists, please contact Xilinx support.
Time resolution is 1 fs
No active Database
Unable to execute live simulation command.
其他人仿真不会都用的是64位系统吧。
再有下面的错误什么意思,怎么处理,别的工程仿真正常,如GTX,MIG等。
错误如下:
ERROR: The simulation failed to launch for the following reason:
The Simulation shut down unexpectedly during initialization. Please review the ISim log (isim.log) for details.
Please shut down ISim and retry the simulation. If the problem persists, please contact Xilinx support.
Time resolution is 1 fs
No active Database
Unable to execute live simulation command.