Abstract
A key feature of Systemverilog is assertions, which unite simulation and formal verification semantics to drive a design-for-verification (DFV) methodology. Synopsys introduced beta support for SystemVerilog assertions in the VCS® hdl simulator in October 2003. This article provides an introduction to SystemVerilog assertions and shows how you can easily start using them with VCS.