在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 22785|回复: 119

[资料] Advanced Digital Design with the Verilog HDL

[复制链接]
发表于 2010-4-23 15:26:01 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
本帖最后由 gambolrf 于 2010-4-23 15:30 编辑

从amazon上截取的描述,amazon评价4颗星,同事介绍给我的书,觉得不错,就找了英文版的并从其他格式转成pdf了,方便大家阅读。 Product DescriptionThis book covers the key design problems of modeling, architectural tradeoffs, functional verification, timing analysis, test generation, fault simulation, design for testablility, logic synthesis, and post-synthesis verification. The author's focus is on developing, verifying, and synthesizing designs of digital circuits rather than on the verilog language. Some of the topics covered in this book include Digital Design Methodology, Combinational Logic, Sequential Logic Design, Logic Design with Verilog, and Programmable Logic and Storage Devices. For professional engineers interested in learning Verilog by example, in the context of its use in the design flow of modern integrated circuits.


From the Back CoverBehavioral modeling with a hardware description language (hdl) is the key to modern asic design. Readers preparing to contribute to a productive design team must know how to use a hardware description language at key stages of the design flow. This book is written for a course going beyond the basic principles and methods learned in a first course in digital design.
Our focus is on design methodology enabled by an HDL. Our goal is to build on a student's background from a first course in logic design by
  • reviewing basic principles of combinational and sequential logic,
  • introducing the use of HDLs in design,
  • emphasizing descriptive styles that will allow the reader to quickly design working circuits suitable for application-specific integrated circuit (ASIC) and/or field-programmable gate array (FPGA) implementation, and
  • providing in-depth design examples using modern design tools. Readers are encouraged to simplify, clarify, and verify their designs.
The Verilog hardware description language (IEEE Standard 1364) serves as a common framework supporting the design activities treated in this book, but our focus is on developing, verifying, and synthesizing designs of digital circuits, not on the Verilog language. Most students taking a second course in digital design will be familiar with at least one programming language and will be able to draw on that background in reading this text. We cover only the core and most widely used features of Verilog.
Chapter 1: Introduction to Digital Design Methodology
Chapter 2: Review of Combinational Logic Design
Chapter 3: Fundamentals of Sequential Logic Design
Chapter 4: Introduction to Logic Design with Verilog
Chapter 5: logic Design with Behavioral Models of Combinational and Sequential Logic
Chapter 6: Synthesis of Combinational and Sequential Logic
Chapter 7: Design and Synthesis of Datapath Controllers
Chapter 8: Programmable Logic and Storage Devices
Chapter 9: Algorithms and Architectures for Digital Processors
Chapter 10: Architectures for Arithmetic Processors
Chapter 11: Postsynthesis Design Tasks
Appendices

eetop_Advanced_Digital_Design_Verilog_HDL.part26.rar

1.09 MB, 下载次数: 200 , 下载积分: 资产 -2 信元, 下载支出 2 信元

eetop_Advanced_Digital_Design_Verilog_HDL.part01.rar

4.01 MB, 下载次数: 374 , 下载积分: 资产 -3 信元, 下载支出 3 信元

eetop_Advanced_Digital_Design_Verilog_HDL.part02.rar

4.01 MB, 下载次数: 339 , 下载积分: 资产 -3 信元, 下载支出 3 信元

eetop_Advanced_Digital_Design_Verilog_HDL.part03.rar

4.01 MB, 下载次数: 333 , 下载积分: 资产 -3 信元, 下载支出 3 信元

eetop_Advanced_Digital_Design_Verilog_HDL.part04.rar

4.01 MB, 下载次数: 349 , 下载积分: 资产 -3 信元, 下载支出 3 信元

eetop_Advanced_Digital_Design_Verilog_HDL.part05.rar

4.01 MB, 下载次数: 354 , 下载积分: 资产 -3 信元, 下载支出 3 信元

eetop_Advanced_Digital_Design_Verilog_HDL.part06.rar

4.01 MB, 下载次数: 334 , 下载积分: 资产 -3 信元, 下载支出 3 信元

eetop_Advanced_Digital_Design_Verilog_HDL.part07.rar

4.01 MB, 下载次数: 330 , 下载积分: 资产 -3 信元, 下载支出 3 信元

eetop_Advanced_Digital_Design_Verilog_HDL.part08.rar

4.01 MB, 下载次数: 345 , 下载积分: 资产 -3 信元, 下载支出 3 信元

eetop_Advanced_Digital_Design_Verilog_HDL.part09.rar

4.01 MB, 下载次数: 315 , 下载积分: 资产 -3 信元, 下载支出 3 信元

eetop_Advanced_Digital_Design_Verilog_HDL.part10.rar

4.01 MB, 下载次数: 321 , 下载积分: 资产 -3 信元, 下载支出 3 信元

eetop_Advanced_Digital_Design_Verilog_HDL.part11.rar

4.01 MB, 下载次数: 305 , 下载积分: 资产 -3 信元, 下载支出 3 信元

eetop_Advanced_Digital_Design_Verilog_HDL.part12.rar

4.01 MB, 下载次数: 320 , 下载积分: 资产 -3 信元, 下载支出 3 信元

eetop_Advanced_Digital_Design_Verilog_HDL.part13.rar

4.01 MB, 下载次数: 308 , 下载积分: 资产 -3 信元, 下载支出 3 信元

eetop_Advanced_Digital_Design_Verilog_HDL.part14.rar

4.01 MB, 下载次数: 293 , 下载积分: 资产 -3 信元, 下载支出 3 信元

eetop_Advanced_Digital_Design_Verilog_HDL.part15.rar

4.01 MB, 下载次数: 323 , 下载积分: 资产 -3 信元, 下载支出 3 信元

eetop_Advanced_Digital_Design_Verilog_HDL.part16.rar

4.01 MB, 下载次数: 313 , 下载积分: 资产 -3 信元, 下载支出 3 信元

eetop_Advanced_Digital_Design_Verilog_HDL.part17.rar

4.01 MB, 下载次数: 337 , 下载积分: 资产 -3 信元, 下载支出 3 信元

eetop_Advanced_Digital_Design_Verilog_HDL.part18.rar

4.01 MB, 下载次数: 301 , 下载积分: 资产 -3 信元, 下载支出 3 信元

eetop_Advanced_Digital_Design_Verilog_HDL.part19.rar

4.01 MB, 下载次数: 323 , 下载积分: 资产 -3 信元, 下载支出 3 信元

eetop_Advanced_Digital_Design_Verilog_HDL.part20.rar

4.01 MB, 下载次数: 168 , 下载积分: 资产 -3 信元, 下载支出 3 信元

eetop_Advanced_Digital_Design_Verilog_HDL.part21.rar

4.01 MB, 下载次数: 170 , 下载积分: 资产 -3 信元, 下载支出 3 信元

eetop_Advanced_Digital_Design_Verilog_HDL.part22.rar

4.01 MB, 下载次数: 179 , 下载积分: 资产 -3 信元, 下载支出 3 信元

eetop_Advanced_Digital_Design_Verilog_HDL.part23.rar

4.01 MB, 下载次数: 175 , 下载积分: 资产 -3 信元, 下载支出 3 信元

eetop_Advanced_Digital_Design_Verilog_HDL.part24.rar

4.01 MB, 下载次数: 174 , 下载积分: 资产 -3 信元, 下载支出 3 信元

eetop_Advanced_Digital_Design_Verilog_HDL.part25.rar

4.01 MB, 下载次数: 192 , 下载积分: 资产 -3 信元, 下载支出 3 信元

发表于 2010-6-21 13:21:11 | 显示全部楼层
huge one
发表于 2010-6-21 13:30:38 | 显示全部楼层
good ones
发表于 2010-6-21 13:33:32 | 显示全部楼层
good ones
发表于 2010-6-21 13:35:17 | 显示全部楼层
good ones
发表于 2010-6-21 13:36:18 | 显示全部楼层
good ones
发表于 2010-6-21 13:39:11 | 显示全部楼层
good ones
发表于 2010-6-21 13:41:05 | 显示全部楼层
good ones
发表于 2010-6-21 13:44:13 | 显示全部楼层
good ones
发表于 2010-6-21 13:57:23 | 显示全部楼层
谢谢分享
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条

×

小黑屋| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-3-28 16:57 , Processed in 0.032653 second(s), 8 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表