在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 7569|回复: 34

[资料] ELECTRONIC DESIGN AUTOMATION: Synthesis, Verification, and Test

[复制链接]
发表于 2010-2-7 18:46:46 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
ELECTRONIC DESIGN AUTOMATION

                               
登录/注册后可看大图

                               
登录/注册后可看大图

                               
登录/注册后可看大图

                               
登录/注册后可看大图

                               
登录/注册后可看大图

                               
登录/注册后可看大图

                               
登录/注册后可看大图


                               
登录/注册后可看大图



Synthesis, Verification, and Test
To order this title, and for more information, click [url=http://nl.sitestat.com/elsevier/elsevier-com/s?st&ns_type=clickout&ns_url=[http://www.elsevierdirect.com/pr ... 80123743640&dmnum=CWS1]]here[/url]

Edited By
Laung-Terng Wang, SynTest Technologies, Inc., Sunnyvale, CA, USA
Yao-Wen Chang, National Taiwan University, Taipai, Taiwan
Kwang-Ting Cheng, University of California, Santa Barbara, USA

Included in series
Systems on Silicon,

Description
This book provides broad and comprehensive coverage of the entire EDA flow. EDA/VLSI practitioners and researchers in need of fluency in an "adjacent" field will find this an invaluable reference to the basic EDA concepts, principles, data structures, algorithms, and architectures for the design, verification, and test of VLSI circuits. Anyone who needs to learn the concepts, principles, data structures, algorithms, and architectures of the EDA flow will benefit from this book.

Audience
Practitioners/Researchers in electronic design automation, including VLSI design engineers, verfication engineers, and test engineers.

Contents
Introduction; Fundamentals of CMOS Design; Design for Testability; Fundamentals of Algorithms; Electronic System-Level Design and Modeling; High-Level Synthesis; Logic Synthesis; Test Synthesis; Logic and Circuit Simulation; Functional Verification; Floorplanning; Placement; Global and Detailed Routing; Synthesis of Clock and Power/Ground Networks; Fault Simulation and Test Generation.

Bibliographic details
Hardbound, 972 pages, publication date: FEB-2009
ISBN-13: 978-0-12-374364-0
Imprint: MORGAN KAUFMANN

Electronic Design Automation.part1.rar

4 MB, 下载次数: 169 , 下载积分: 资产 -2 信元, 下载支出 2 信元

Electronic Design Automation.part2.rar

4 MB, 下载次数: 165 , 下载积分: 资产 -2 信元, 下载支出 2 信元

Electronic Design Automation.part3.rar

4 MB, 下载次数: 161 , 下载积分: 资产 -2 信元, 下载支出 2 信元

Electronic Design Automation.part4.rar

1.62 MB, 下载次数: 159 , 下载积分: 资产 -2 信元, 下载支出 2 信元

发表于 2010-2-7 19:59:46 | 显示全部楼层
Negative-Feedback Amplifiers
发表于 2010-2-7 20:06:28 | 显示全部楼层

                               
登录/注册后可看大图
发表于 2010-2-8 00:21:31 | 显示全部楼层
thanks
发表于 2010-2-10 05:25:57 | 显示全部楼层
多谢老大,两本书都很不错。

1# yimingxn
发表于 2010-3-22 14:19:05 | 显示全部楼层
good, thanks.
发表于 2010-3-22 14:20:52 | 显示全部楼层
good, thanks.
发表于 2010-3-22 14:38:04 | 显示全部楼层
good, thanks.
发表于 2010-3-22 15:00:28 | 显示全部楼层
good, thanks.
发表于 2010-3-22 15:01:39 | 显示全部楼层
good, thanks.
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /3 下一条

×

小黑屋| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-4-19 21:26 , Processed in 0.037914 second(s), 6 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表