在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 42634|回复: 61

calibre中怎么用v2lvs把verilog网表转换成spice网表

[复制链接]
发表于 2009-1-9 15:19:17 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
calibre中怎么用v2lvs把verilog网表转换成spice网表
格式怎么样的
还有这里的verilog网表是指dc综合之后的网表么
发表于 2009-1-9 21:04:37 | 显示全部楼层
v2lvs -v verilog_design_file -o output_spice_file
[-l verilog_lib_file] [-lsp spice_library_file]
[-lsr spice_library_file] [-s spice_library_file]
[-s0 groundnet] [-s1 powernet] [-sk]
[-p prefix] [-w warning_level]
[-a array_delimiters] [-c char1[char2]]
[-u unnamed_pin_prefix] [-t svdb_dir] [-addpin pin_name]
[-b] [-n] [-i] [-e] [-h]
[-cb][-ictrace]

Arguments
· -v verilog_design_file
Specifies the filename of the input Verilog structural netlist.
· -o output_spice_file
Specifies where to place the output LVS SPICE netlist. Default is standard out.
· -l verilog_lib_file
Specifies the location of the Verilog primitive library file. It is not translated.
· -lsp spice_library_file
Specifies SPICE library file name using pin mode. The SPICE file is parsed for
interface configurations. Pins with pin select ([ ]) annotation are kept as
individual pins using escaped identifiers.
· -lsr spice_library_file
Specifies SPICE library file name using range mode. The SPICE file is parsed
for interface configurations. Pins with pin select ([ ]) annotation are assembled
into Verilog ranges.
· -s spice_library_file
Specifies that the -o output file have a .INCLUDE statement placed at the
beginning that points to the SPICE library file.

· -s0 groundnet
Specifies the default net name for mapping to pin connections with a value of
zero (0). Outputs the specified names in place of Verilog supply0 nets and
generates .GLOBAL declarations in the output netlist.
· -s1 powernet
Specifies the default net name for mapping to pin connections with a value of
one (1). Outputs the specified names in place of Verilog supply1 nets and
generates .GLOBAL declarations in the output netlist.
· -sk
Specifies that Verilog supply0 and supply1 nets are not connected to the global
power and ground nets.
· -p prefix
Adds prefix to Verilog gate level primitive cells.
· -w warning_level
Controls the amount of warning message output. Possible level choices are:
0 Selects to output no warning messages.
1 Selects to output warning messages for skipped blocks and modules only.
2 Selects to output level 1 and calls to undeclared modules and pin arrays
with widths wider than ports. This is the default.
3 Selects to output level 2 and called port array mismatches and
unsupported compiler directives.
4 Selects output level 3 plus all ignored constructs.
· -a array_delimiters
Changes the array delimiter characters. The default is [ ].
· -c char1[char2]
Sets the substitution characters for escaped identifier characters illegal in
SPICE. char1 replaces $, comma, (, ), and =. char2 replaces /. No space is
needed between the two user-supplied arguments.

· -u unnamed_pin_prefix
Specifies a prefix to add to unnamed pin connections in module instantiations.
· -t svdb_dir
Adds source netlist pin direction information to the SVDB. This is used in
Calibre xRC.
· -addpin pin_name


问前可先google一下

[ 本帖最后由 walker 于 2009-1-9 21:05 编辑 ]
发表于 2009-8-13 19:55:17 | 显示全部楼层
同意楼上
发表于 2009-8-17 15:36:39 | 显示全部楼层



这里的verilog网表指你APR后的网表。
发表于 2009-8-21 15:10:12 | 显示全部楼层
不错...
发表于 2009-11-20 13:40:54 | 显示全部楼层
有用的东西收下,多谢回答
发表于 2009-11-20 14:57:06 | 显示全部楼层
不错啊
发表于 2009-11-20 21:16:08 | 显示全部楼层
verilog网表指你APR后的网表
发表于 2009-11-24 12:56:04 | 显示全部楼层
v2lvs -v verilog -o x.cdl
发表于 2009-12-1 10:03:31 | 显示全部楼层
包含的具体的单元的网表或者SRAM的网表,你可以在生成的cdl中INCLUDE进去
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条

小黑屋| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-3-29 15:18 , Processed in 0.036182 second(s), 9 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表