在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 15776|回复: 81

AHB Bus Subsystem with SystemVerilog

[复制链接]
发表于 2008-7-21 20:46:37 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
1Introduction............................................................................................................................3
2 The Design Case and Requirements ....................................................................................... 3
3Background............................................................................................................................5
3.1 The AHB Protocol................................................................................................................5
3.2 The Systemverilog interface Construct................................................................................ 7
3.3 SystemVerilogAssertions.....................................................................................................9
4 Implementation Architecture................................................................................................12
5 The RTL Code......................................................................................................................15
5.1Interfaces............................................................................................................................15
5.2 BusCore.............................................................................................................................19
5.3 BusHubs............................................................................................................................22
5.4 MasterProxy.......................................................................................................................22
5.5 Bus Top-Level and Example Subsystem............................................................................ 24
5.6Assertions...........................................................................................................................27
6 Synthesis...............................................................................................................................30
7Conclusions..........................................................................................................................33

AHB Bus Subsystem with SystemVerilog.pdf

195.3 KB, 下载次数: 615 , 下载积分: 资产 -2 信元, 下载支出 2 信元

发表于 2008-7-21 22:08:53 | 显示全部楼层
thainks a lot
发表于 2008-7-22 16:59:41 | 显示全部楼层
great!!!!!!!!!!
发表于 2008-7-22 23:02:25 | 显示全部楼层
Thanks for the sharing!
发表于 2008-7-23 10:54:59 | 显示全部楼层
Thanks for sharing!
发表于 2008-7-28 20:58:07 | 显示全部楼层
Thanks for sharing
头像被屏蔽
发表于 2008-7-28 21:55:15 | 显示全部楼层
提示: 作者被禁止或删除 内容自动屏蔽
发表于 2008-7-29 11:07:29 | 显示全部楼层
good,thanks
发表于 2008-7-29 16:46:57 | 显示全部楼层
thanks !!
发表于 2008-8-2 17:53:11 | 显示全部楼层
谢谢了!
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条

×

小黑屋| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-3-29 14:42 , Processed in 0.033192 second(s), 9 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表