There are several posts about the book "verilog: Frequently Asked Questions". I didn't check all of them, but looks they are all missing the chapter 3, which is about verification.
This book is very well. I am wondering if someone could help to make up this defects.