在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
芯片精品文章合集(500篇!)    创芯人才网--重磅上线啦!
查看: 1999|回复: 0

cisco9 ( CRDC 上海)招聘高级ASIC Engineer

[复制链接]
发表于 2008-5-20 16:38:32 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
DESCRIPTION:
Join Cisco Systems, CSSTG CE asic Signal Integrity and Packaging Design Group for an exciting opportunity to share the responsibilities for the design, analysis and testing of high-speed ASICs and Packaging solutions. You will interface with ASIC and System Design teams as well as technology providers to solve complex design challenges.

BACKGROUND:
You will contribute to the signaling and interconnect technology selection, definition and simulation of high-speed interconnects using simulation tools such HSPICE, HFSS, CST, Matlab, Sigrity, ADS etc. You will also play a key-role in the ASIC I/O Buffer structure definition and selection. Design rule generation of Package design, influence the design of packages, extract package models for SSN and Power Integrity Analysis. You will experience the challenge of a full end-to-end SerDes Channel simulation for our next generation ASICs. Understanding of SerDes Architecture is desired.

The ability to work well in a diverse environment and a solid understanding of electrical and physical aspects of high-speed digital design are key requirements. Expert knowledge of signal integrity fundamental theory and phenomena, transmission line theory, computational electromagnetic techniques (FEM, Mom, FDTD) in the time
and frequency domains, jitter analysis and reduction are significant plusses.Background in RF desired.

You will assess timing, noise margin, crosstalk, signal loss and signal
integrity of all clocks and critical data signaling and develop noise and timing budgets. Familiarity with high speed I/Os such as CML(SerDes), HSTL, SSTL,LVDS, LVPECL and memory technologies as QDR, DDR is a plus. Understanding the challenges required to solve source synchronous bus design is essential. Experience in High Speed ASIC design is a plus. Good documentation skills,communication skills also required.

BSEE or MSEE with related experience.
Knowledge of UNIX, C, C++, Perl and scripting is desired.

有意向的朋友请联系我哦!
联系人: shirley
Tel: 021-63601166-616
Email: shirley.gong@e4u.cn
MSN: gongchanyuan@hotmail.com
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /3 下一条

小黑屋| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-4-23 20:12 , Processed in 0.021918 second(s), 10 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表