在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 6732|回复: 48

Springer 2007——Co-Design for System Acceleration: A Quantitative Approach

[复制链接]
发表于 2008-3-16 09:33:16 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x

                               
登录/注册后可看大图



[size=120%]Co-Design for System Acceleration: A Quantitative Approach
By Nadia Nedjah, Luiza de Macedo Mourelle


Publisher:   Springer
Number Of Pages:   249
Publication Date:   2007-04-26
ISBN-10 / ASIN:   1402055455
ISBN-13 / EAN:   9781402055454
Binding:   Hardcover


Book Description:
In Co-Design for System Acceleration, we are concerned with studying the co-design methodology, in general, and how to determine the more suitable interface mechanism in a co-design system, in particular. This will be based on the characteristics of the application and those of the target architecture of the system. We provide guidelines to support the designer's choice of the interface mechanism. The content of Co-Design for System Acceleration is divided into eight chapters. We present co-design as a methodology for the integrated design of systems implemented using both hardware and software components. This includes high-level synthesis and the new technologies available for its implementation. The physical co-design system is then presented. The development route adopted is discussed and the target architecture described. The relation between the execution times and the interface mechanisms is analyzed. In order to investigate the performance of the co-design system for different characteristics of the application and of the architecture, we developed a Vhdl model of our co-design system. The timing characteristics of the system are introduced, that is times for parameter passing and bus arbitration for each interface mechanism, together with their handshake completion times. The relation between the coprocessor memory accesses and the interface mechanisms is then studied. Several memory configurations are presented and studied: single-port memory, dual-port memory and cache memory. We also introduce some new trends in co-design and system acceleration.

Co-design for System Acceleration.rar

1.96 MB, 下载次数: 272 , 下载积分: 资产 -2 信元, 下载支出 2 信元

发表于 2008-3-16 10:16:56 | 显示全部楼层
:victory: :victory:
发表于 2008-3-16 11:40:40 | 显示全部楼层
thank you
发表于 2008-3-16 19:39:06 | 显示全部楼层
Thank you very much!
发表于 2008-3-16 21:42:46 | 显示全部楼层
QQQQQQQQQQQQQQQQ
发表于 2008-3-16 21:46:22 | 显示全部楼层
2QQQQQQQQQQQQQ
发表于 2008-3-16 22:34:48 | 显示全部楼层
不知道怎么样呢?
头像被屏蔽
发表于 2008-3-17 14:39:13 | 显示全部楼层
提示: 作者被禁止或删除 内容自动屏蔽
发表于 2008-3-19 03:05:17 | 显示全部楼层
good!
发表于 2008-6-18 04:08:22 | 显示全部楼层
Thanks for sharing
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条

×

小黑屋| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-3-29 23:27 , Processed in 0.030870 second(s), 9 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表