马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。
您需要 登录 才可以下载或查看,没有账号?注册
x
Job Responsibilities: AMDNBIO (North Bridge IO) team delivers industry leading high performanceinterconnects IP for all AMD products including dGPU, APU, Server and Gameconsoles. The candidate will be working with the global team on NBIO subsystemlevel verification Responsibility: *Subsystem level test plan development *Work with architecture/IP designers to get a full deep insight on the designunder test *Subsystem level test bench build, verification component build *Verification leader of group Education& Qualifications:
Candidate is preferred to be MSEE withminimum of 5 years, or BSEE with minimum of 8-year experience in digitalasic/SOC design verification.
Experience: 1.
Complex IP/ASIC/SOC Design Verification, direct experience in IP/SOC or Processor (cpu or GPU) or Industry bus standard (PCI-e, HT) is preferred. 2.
Good knowledge of UVM 3.
Good knowledge of verilog/C/C++/System C/SystemVerilog. 4.
Verification insights into random techniques. 5.
Experience of verification lead is an asset. 6.
Experience of PCIe verification is an asset. 7.
Experience in power verification is an asset. 8.
Verification of Virtualization is an asset. 9.
Strong C and C++ software development and scripting languages (Perl, C Shell, Makefile, …) experience. 10.
Solid background with hardware verification methodologies such as coverage-based verification methodology with the use of hardware assertions (PSL or SVA). |
|