I am thinking you are talking about IC layout issue, in which i have done before:
the drawn layer is the layer like donut, rectangle, etc. you draw by using EDA software, such as L-edit, virtuoso,etc.
while the generated layer is got by some kind of logic calculation, such as : a or b means a+b,etc.
hope it can help you...