在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
芯片精品文章合集(500篇!)    创芯人才网--重磅上线啦!
查看: 1017|回复: 0

[招聘] Senior Digital Design Engineer

[复制链接]
发表于 2018-2-28 15:27:47 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x

NO.454-【猎头职位:上海需要两位 Senior Digital DesignEngineer 】联系人:Grace-Tai,邮箱:hr@kthr.com,微信也可查询职位了!打开手机微信,搜号码“KTHR_COM”或查找微信公众帐号“KT人才”或扫描以上二维码即可添加,欢迎大家关注!

Job Description:

Ø
In this position, you will beworking on LED backlight/flash and ASSP Power circuits using state-of-the artprocess technology, as well as be involved in the design of high performancedigital circuits interfacing to leading edge Analog circuitry as part of anoverall system.

Ø
Your responsibilities willinclude RTL coding, simulation, synthesis, timing closure, verification,evaluation, debugging of chips both at the circuit level and behavioral level.

Ø
As a digital design engineeryou will develop digital IP to be combined with TI’s industry leading analogtechnology to create cutting edge solutions for the next generation phone,tablet, notebook and automotive displays. You will be a key team member fromconcept through validation in the customer’s end equipment and working closelywith the top talent in the industry in displays systems and analog design. Youwill architect and design the digital IP and evaluate pre and post siliconfunction and performance. You will collaborate with the full productdevelopment team to get your product into high volume applications.

Basic Qualifications

Ø
A minimum of 7 years ofrelative experience

Ø
A thorough understanding ofdigital logic design flow including RTL coding, digital synthesis, timingconstraints, timing closure, PnR and back annotation simulation

Ø
Familiarity with the veriloglanguage, VerilogAMS and simulators, as well as scripting languages

Ø
A good understanding of analogfunctionality and exposure to analog IC design methods

Ø
Ability to solve problemsusing a systematic approach

Preferred Qualifications & Skills

1.
Experience with System Verilog

2.
Demonstrated strong analyticaland problem solving skills

3.
Strong verbal and writtencommunication skills

4.
Ability to work in teams andcollaborate effectively with people in different functions and across timezones

5.
Strong time management skillsthat enable on-time project delivery

6.
Demonstrated ability to buildstrong, influential relationships

7.
Ability to work effectively ina fast-paced and rapidly changing environment

8.
Ability to take the initiativeand drive for results

福利:五险一金

KT人才二维码.jpg

您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /3 下一条

小黑屋| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-4-20 08:33 , Processed in 0.016983 second(s), 8 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表