在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
芯片精品文章合集(500篇!)    创芯人才网--重磅上线啦!
查看: 3377|回复: 14

[招聘] 西安知名IC招聘,想回西安发展的朋友们注意了。

[复制链接]
发表于 2018-1-31 19:23:53 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x

朋友们,在西安待遇优于中兴。欢迎投简历到275246964@qq.com , 或者加qq具体聊。抱歉不能留电话。公司内部招聘,并非中介。

1. Front-end Engineer

RequirementEither Bachelor or Master Degree, 2+ years related experience required; good knowledge of UVM/OVM/VMM; good knowledge of verilog/C/C++/System C/SystemVerilog; strong ability of scripting languages such as Perl, Python, Makefile, C Shell; familiar with EDA tools, i.e. Synopsys VCS, Cadence IUS, Mentor QuestaSim, Spyglass; low-power design/implementation/simulation flow with UPF/CPF.

LocationXian


2. DFT Engineer


RequirementEither Bachelor or Master Degree, 2+ years related experience required; good knowledge of UVM/OVM/VMM; good knowledge of Verilog/C/C++/System C/SystemVerilog; strong ability of scripting languages such as Perl, Python, Makefile, C Shell; familiar with EDA tools, i.e. Synopsys VCS, Cadence IUS, Mentor QuestaSim, Spyglass; low-power design/implementation/simulation flow with UPF/CPF.


LocationXian


3. Back-end Engineer


RequirementEither Bachelor or Master Degree, 2+ years related experience required; good knowledge of UVM/OVM/VMM; good knowledge of Verilog/C/C++/System C/SystemVerilog; strong ability of scripting languages such as Perl, Python, Makefile, C Shell; familiar with EDA tools, i.e. Synopsys VCS, Cadence IUS, Mentor QuestaSim, Spyglass; low-power design/implementation/simulation flow with UPF/CPF.


LocationXian

 楼主| 发表于 2018-1-31 23:01:07 | 显示全部楼层
2.DFT

Requirement:Either Bachelor or Master degree, 1+ years related experience required; implement DFT strategy for the SoC chips, cooperating with design team; implement basic DFT schemes, including scan, boundary scan, Mem BIST and Logic BIST; fluent Chinese and English, both verbal and written.
Location:Xian


3. Back-end

Requirement:Either Bachelor or Master degree, 2+ years related experience required; Work as technical expert to support technical team. Responsible for developing digital designs with emphasis on backend, including Floor-plan,power planning, Place, CTS and Route; Work with Front-end designers to optimise timing/area/power of the design implementation and perform static timing analysis; fluent Chinese and English, both verbal and written.
发表于 2018-2-1 14:57:28 | 显示全部楼层
知名IC外企,在西安待遇有竞争力,工作氛围好,建议想回西安发展的同学要抓住机会了
发表于 2018-2-2 16:47:22 | 显示全部楼层
好吧!!!
 楼主| 发表于 2018-2-5 19:04:35 | 显示全部楼层
招聘继续进行中……
 楼主| 发表于 2018-2-24 20:45:21 | 显示全部楼层
回复 1# fy_muyangren

年后想回西安的朋友发简历过来。
 楼主| 发表于 2018-2-27 23:30:40 | 显示全部楼层
回复 1# fy_muyangren


   up!
发表于 2018-3-1 08:38:26 | 显示全部楼层
哪家公司?
 楼主| 发表于 2018-3-1 20:30:46 | 显示全部楼层
回复 8# allen820


   你好,谢谢你的关注。加qq私聊。
 楼主| 发表于 2018-3-6 18:46:51 | 显示全部楼层
回复 8# allen820


   站内发信也可以的。
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条

关闭

小黑屋| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-3-28 19:19 , Processed in 0.028448 second(s), 6 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表