在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
芯片精品文章合集(500篇!)    创芯人才网--重磅上线啦!
查看: 1510|回复: 0

[招聘] Cadence 招聘数字前端产品工程师

[复制链接]
发表于 2017-11-24 18:13:25 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x

Title: Lead Product Engineering (数字前端)

Job location: Shanghai

更多职位信息敬请关注Cadence公众微信平台:Cadence微招聘


If you have interest, PLS send your update CV to job_china@cadence.com


LeadProduct Engineering


PositionDescription:     

Thisis a unique opportunity to join the rapidly growing Product Engineering team inthe IP Group at Cadence Design Systems. We are looking for a Lead ProductEngineer who will be the main technical interface on Key Customer engagements deployingour advanced high speed PHY IP.  This isa hands on technical position.  The candidatemust have experience successfully integrating and/or designing high speed PHYIP in an SOC and product level environment.

MainJob Tasks and Responsibilities:

  • Main     technical interface between R&D team and tier one customer design     teams using advanced high speed PHY IP.
  • Primary technical contact for customer     SOC and system integration questions.
  • Support customer SOC teams from RTL and     PHY integration to final GDS, and production ramp.
  • Primary technical link between R&D     team and Field Application Engineers
  • Generate     technical specification, data sheets, and application notes.
  • Update R&D     teams with the latest customer feedback and competitive analysis.
  • Drive and     support Customer silicon evaluations and demos.
  • Support the entire IP product delivery     cycle starting at initial presales stages.
  • Work with     R&D, Marketing, and sales teams to create technical proposals.

                                               

PositionRequirements:              

  • M.S.     Electrical/Computer Engineering (or similar degree)
  • 7+ years     experience developing or using high speed PHYs (8Gbps+)
  • Experience     working with USB, SATA, PCIe, or Ethernet protocols.
  • Experience     using advanced mixed signal verification, and system simulation tools.
  • Experience     in SOC design implementation, from RTL to final GDS, and production ramp.
  • verilog     design and static timing close experience.
  • Experience with industry standard DFT     flows and methodologies.
  • Strong     Exposure to all major IC implementation, design, verification, and debug     tools.
  • Strong debug and problem solving skills
  • Hands on experience with high speed     scopes and signal analysis equipment      is a plus
  • Familiarity     with advanced technology nodes (16nm and below) is a plus
  • Must have     strong group presentation skills.

您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /3 下一条

小黑屋| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-4-20 03:53 , Processed in 0.014633 second(s), 6 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表