在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 1188|回复: 0

[招聘] [AMD热招]GPU Silicon Bringup Lead

[复制链接]
发表于 2016-5-13 17:23:59 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x

超威半导体 上海研发中心热招 GPU Silicon Bringup Lead。

若有兴趣,将简历发送到 Cherry.Zhang@amd.com,谢谢!



Job Location: Shanghai
Department: Graphics Platform Engineering (GPE)

Description:

AMD Graphic Platform Engineering (GPE) team is seeking an experienced engineerto lead the dGPU bringup. As part of the GPE Systems Engineering team, theSilicon Bring-up Lead will be responsible for leading the bring-up and debugsupport of the latest graphics IP’s for AMD’s Fusion APU’s and DGPU’s. Thesuccessful candidate will be providing hardware-engineering support duringpre-silicon planning, post-silicon bring-up, validation and production ramp.


You will be involved in the pre-silicon and post-silicon phases of the design.In the pre-silicon phase, you will be leading planning activities and developingcreative solutions and processes to meet aggressive post-silicon scheduleswhile working intimately with silicon design engineers and platform designengineers. In the post-silicon phase, as prototypes are received, using yourpre-silicon knowledge, you will lead systems engineering and silicon designteams through the various phases of bring-up, validation and production rampwhile working in the laboratory debugging hardware issues. You will alsooccasionally assist the customer support services team address customer designissues, as needed. In essence, you will be the link between design and physicalsilicon. The right candidate will be required to work closely with silicondesign engineers as well as participate in and/or lead interdisciplinary teams(hardware, software, program management, customer engineering, operations,marketing and sales).


Responsibilities:
- dGPU bringup lead is key technical lead in the program core team to lead allthe engineering teams(asic design, board design, VBIOS, driver, diag, productengineering teams, etc) in the company to make the new tape out dGPU chipssuccess

- Drive global function teams (ASIC design, platform, driver, etc.)collaboration to enable all features and optimize performance and meet theprogram schedule
- Drive global function teams (ASIC design, platform, driver, etc.) to resolveall issues happen in bringup and validation
- Work with product engineering and characterization team to work out theclocks/voltages for dGPU and maximum yield and performance at given TDP

Requirements:
- B.S. or M.S. In EE or CS or equivalent is required
- Fluent verbal English required
- A minimum of 5+ years’ experience on ASIC NPI program

- Hands-on experience with any one of ASIC bring up, validation, characterization,product definition or program management
- Strong team work experience with difference functional teams
- Strong communication skills

- Strong leadership for technical or program driving

- Familiar with any of HW design, driver develop or ASIC design

您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条

×

小黑屋| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-3-29 15:37 , Processed in 0.014586 second(s), 6 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表