|
马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。
您需要 登录 才可以下载或查看,没有账号?注册
x
including paper, ppt, and entire source.
VMMing a Systemverilog Testbench by Example
Ben Cohen
Srinivasan Venkataramanan
Ajeetha Kumari
ABSTRACT
This paper describes a SystemVerilog transaction-based testbench compliant to the Verification
Methodology Manual (VMM). It explains by example the VMM methodology in the creation of
a comprehensive constrained-random verification environment using a transaction-based
approach. This includes generation of transactions and consumption of them via transactors.
The paper also addresses through graphical explanations how VMM macros and classes are used
in the makeup of a transaction-based verification testbench. The DUT used for this purpose is a
synchronous fifo model with assertions. The testbench models and results are demonstrated.
The complete verification model is available for download.
[ 本帖最后由 icnova 于 2007-3-23 23:25 编辑 ] |
|