在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 44842|回复: 191

[资料] 台湾交通大学柯明道教授CMOS ESD资料

[复制链接]
发表于 2012-9-15 21:58:32 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
DescriptionThe book all semiconductor device engineers must read to gain a practical feel for latchup-induced failure to produce lower-cost and higher-density chips. Transient-Induced Latchup in CMOS Integrated Circuits equips the practicing engineer with all the tools needed to address this regularly occurring problem while becoming more proficient at IC layout. Ker and Hsu introduce the phenomenon and basic physical mechanism of latchup, explaining the critical issues that have resurfaced for CMOS technologies. Once readers can gain an understanding of the standard practices for TLU, Ker and Hsu discuss the physical mechanism of TLU under a system-level ESD test, while introducing an efficient component-level TLU measurement setup. The authors then present experimental methodologies to extract safe and area-efficient compact layout rules for latchup prevention, including layout rules for I/O cells, internal circuits, and between I/O and internal circuits. The book concludes with an appendix giving a practical example of extracting layout rules and guidelines for latchup prevention in a 0.18-micrometer 1.8V/3.3V silicided CMOS process.
  • Presents real cases and solutions that occur in commercial CMOS IC chips
  • Equips engineers with the skills to conserve chip layout area and decrease time-to-market
  • Written by experts with real-world experience in circuit design and failure analysis
  • Distilled from numerous courses taught by the authors in IC design houses worldwide
  • The only book to introduce TLU under system-level ESD and EFT tests

This book is essential for practicing engineers involved in IC design, IC design management, system and application design, reliability, and failure analysis. Undergraduate and postgraduate students, specializing in CMOS circuit design and layout, will find this book to be a valuable introduction to real-world industry problems and a key reference during the course of their careers.

Transient-Induced Latchup in CMOS Integrated Circuits.zip

12.29 MB, 下载次数: 4622 , 下载积分: 资产 -5 信元, 下载支出 5 信元

发表于 2012-9-15 22:02:59 | 显示全部楼层
回复 1# gogojimwit


   Good Book. I need it! Thanks a lot.
发表于 2012-9-22 02:37:52 | 显示全部楼层
nice book
push~~~~
3q for share~
发表于 2012-9-22 06:23:05 | 显示全部楼层
NICE BOOK, TY
发表于 2012-9-25 02:08:11 | 显示全部楼层
dddddddddddddddddddddddddddddddddddddddd
发表于 2012-9-25 08:34:08 | 显示全部楼层
xuexi
发表于 2012-9-25 19:02:04 | 显示全部楼层
不错   谢谢分享
发表于 2012-9-26 14:54:34 | 显示全部楼层
xuexi zhong
发表于 2012-10-2 08:04:37 | 显示全部楼层
Thanks for sharing
发表于 2012-10-7 18:57:03 | 显示全部楼层
都是 English 的 费劲
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /2 下一条

小黑屋| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-4-25 19:22 , Processed in 0.033677 second(s), 10 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表