想不到 TANNER 15
sedit可以 SPICE edif veripog in 越來越強大了
-Spice, EDIF, and Verilog import now create Spice views
-Spice views are saved with the design and the imported Spice is saved
-Importing a hierarchical netlist creates separate cells for each subcircuit in the
netlist