HV ESD protection-2

jian1712

Lateral DMOS design for ESD robustness

abstract
This paper presents the design of efficient ESD protection in lateral DMOS (LDMOS) power transistor. Using characterization of the LDMOS transistor under ESD conditions with various gate and drain clamps, the design for minimum power dissipation is established. The results show that for ESD regime of pulses the channel heating effects are minimum and that optimum ESD level can be achieved by driving the device into maximum possible MOS conduction. Based on these results, an empirical formula for effective ESD design is derived.
Lateral DMOS design for ESD robustness.pdf (361.25 KB, 下载次数: 186 )

2010-5-26 18:20 上传

点击文件名下载附件

ESD protection solutions for high voltage technologies
http://www.eetop.cn/bbs/thread-254145-1-1.html
Other esd papers
http://www.eetop.cn/bbs/thread-254229-1-1.html

layout Dependence of ESD Characteristics on High Voltage LDMOS Transistors
Layout Dependence of ESD Characteristics on High Voltage LDMOS Transistors.rar (1.72 MB, 下载次数: 230 )

2010-5-26 18:33 上传

点击文件名下载附件

jian1712

顶一下，怎么没有人光顾阿

alexpanait

keep it up, thx.

jian1712

顶一下，怎么没有人光顾阿

091120057

kankanakanaknana

alenanderson

thanks for sharing

alenanderson

thanks. good book

Sweetlover

是papers吗？

chase_kinetic

thanks

chase_kinetic

great!