在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 11596|回复: 58

[原创] 【M.K 2005】Comprehensive Functional Verification (Systems on Silicon)

[复制链接]
发表于 2008-8-3 22:45:34 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
本帖最后由 benemale 于 2010-7-4 20:35 编辑

Comprehensive Functional Verification: The Complete Industry Cycle (Systems on Silicon)
by Bruce Wile, John Goss, Wolfgang Roesner


                               
登录/注册后可看大图



[size=120%]Comprehensive Functional Verification: The Complete Industry Cycle (Systems on Silicon)
By Bruce Wile, John Goss, Wolfgang Roesner


  • Publisher:   Morgan Kaufmann
  • Number Of Pages:   704
  • Publication Date:   2005-05-26
  • ISBN-10 / ASIN:   0127518037
  • ISBN-13 / EAN:   9780127518039
  • Binding:   Hardcover


Product Description:
One of the biggest challenges in chip and system design is determining whether the hardware works correctly. That is the job of functional verification engineers and they are the audience for this comprehensive text from three top industry professionals.

As designs increase in complexity, so has the value of verification engineers within the hardware design team. In fact, the need for skilled verification engineers has grown dramatically--functional verification now consumes between 40 and 70% of a project's labor, and about half its cost. Currently there are very few books on verification for engineers, and none that cover the subject as comprehensively as this text.

A key strength of this book is that it describes the entire verification cycle and details each stage. The organization of the book follows the cycle, demonstrating how functional verification engages all aspects of the overall design effort and how individual cycle stages relate to the larger design process. Throughout the text, the authors leverage their 35 plus years experience in functional verification, providing examples and case studies, and focusing on the skills, methods, and tools needed to complete each verification task. Additionally, the major vendors (Mentor Graphics, Cadence Design Systems, Verisity, and Synopsys) have implemented key examples from the text and made these available on line, so that the reader can test out the methods described in the text.

* Comprehensive overview of the complete verification cycle
* Combines industry experience with a strong emphasis on functional verification fundamentals
* Includes industry examples and real-world case studies



Summary: excellent
Rating: 5
very gud brand new for almost $20 less than any other shopping site
thank you amazon


Summary: vital task
Rating: 4
Wile describes thoroughly the main ideas in functional verification. He writes for the professional chip designer, faced with an ever more complex task, as the number of transistors on a chip keeps increasing.

You learn hdl (Hardware Description Language). But more importantly, you also learn how to test for possible limitations in that language. That is, does HDL accurately express actual circuit behaviour of a chip?

Large sections of the book delve into simulations, as a means of verifying the circuit logic. Often vital, in validating before an actual and expensive production of a prototype chip.

[ 本帖最后由 benemale 于 2008-8-3 22:46 编辑 ]

Comprehensive Functional Verification.rar

2.49 MB, 下载次数: 269 , 下载积分: 资产 -2 信元, 下载支出 2 信元

发表于 2008-8-3 23:11:06 | 显示全部楼层
沙发

多谢分享
发表于 2008-8-3 23:26:11 | 显示全部楼层
BENEMALE大大,好人阿
发表于 2008-8-3 23:40:47 | 显示全部楼层
Thank you!
发表于 2008-8-4 09:14:07 | 显示全部楼层
谢谢分享
发表于 2008-8-4 13:31:02 | 显示全部楼层
thanks
发表于 2008-8-4 13:42:08 | 显示全部楼层
support
发表于 2008-8-4 13:46:27 | 显示全部楼层
ddddddddddddddddddd
发表于 2008-8-4 14:18:57 | 显示全部楼层
虽然不是沙发, 也要感谢一下
发表于 2008-8-4 16:09:09 | 显示全部楼层
!!!!!!!!!!!!!!!!!
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条

×

小黑屋| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-3-29 06:15 , Processed in 0.034800 second(s), 10 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表