在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 36613|回复: 259

2004Prentice Hall五星书 -Advanced Digital Design With The Verilog Hdl

[复制链接]
发表于 2008-6-24 23:14:18 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
[size=120%]DJVU格式的扫描版,有需要的再下吧!
[size=120%]Advanced Digital Design With The verilog hdl
By CILETTI MICHAEL D

                               
登录/注册后可看大图

Publisher:   Prentice Hall India
Number Of Pages:   1012
Publication Date:   2004
ISBN-10 / ASIN:   812032756X
ISBN-13 / EAN:   
Binding:   Paperback

Product Description:

Behavioral modelling with a hardware description language (HDL) is the key to modern design at application-specific integrated circuits (asics). Readers preparing to contribute to a productive design team must know how to use an HDL at key stages of the design flow. This book goes beyond the basic principles and methods learned in a first course in digital design. The aim of the text is to build on a student's background from a first course in logic design by : 1. Reviewing basic principles of combinational and sequential logic. 2. Introducing the use of HDLs in design. 3. Emphasizing descriptive styles that will allow the reader to quickly design working circuits suitable for ASICs and/or field-programmable gate array (FPGA) implementation, and 4. Providing in-depth design examples using modern design tools. The focus of the book is on developing, verifying, and synthesizing of digital circuits, not on the Verilog language. It covers only the case and most widely used features of Verilog. The book is for students in an advanced course in digital design, and for professional engineers interested in learning Verilog by example, in the context of its use in the design flow of modern integrated circuits.

Chapter 1: Introduction to Digital Design Methodology
Chapter 2: Review of Combinational Logic Design
Chapter 3: Fundamentals of Sequential Logic Design
Chapter 4: Introduction to Logic Design with Verilog
Chapter 5: logic Design with Behavioral Models of Combinational and Sequential Logic
Chapter 6: Synthesis of Combinational and Sequential Logic
Chapter 7: Design and Synthesis of Datapath Controllers
Chapter 8: Programmable Logic and Storage Devices
Chapter 9: Algorithms and Architectures for Digital Processors
Chapter 10: Architectures for Arithmetic Processors
Chapter 11: Postsynthesis Design Tasks

[ 本帖最后由 woainio 于 2008-6-25 21:12 编辑 ]

Advanced_Digital_Design_with_the_Verilog_HDL-M.D.Ciletti.part1.rar

4.82 MB, 下载次数: 656 , 下载积分: 资产 -3 信元, 下载支出 3 信元

Advanced_Digital_Design_with_the_Verilog_HDL-M.D.Ciletti.part2.rar

4.82 MB, 下载次数: 801 , 下载积分: 资产 -3 信元, 下载支出 3 信元

Advanced_Digital_Design_with_the_Verilog_HDL-M.D.Ciletti.part3.rar

4.82 MB, 下载次数: 852 , 下载积分: 资产 -3 信元, 下载支出 3 信元

Advanced_Digital_Design_with_the_Verilog_HDL-M.D.Ciletti.part4.rar

4.82 MB, 下载次数: 815 , 下载积分: 资产 -3 信元, 下载支出 3 信元

Advanced_Digital_Design_with_the_Verilog_HDL-M.D.Ciletti.part5.rar

2.43 MB, 下载次数: 766 , 下载积分: 资产 -2 信元, 下载支出 2 信元

 楼主| 发表于 2008-6-25 21:13:57 | 显示全部楼层
好慢啊!终于传完了!
发表于 2008-6-25 21:24:35 | 显示全部楼层
太大了,就不下了
发表于 2008-6-26 08:30:48 | 显示全部楼层
goodddddd
发表于 2008-6-26 08:31:36 | 显示全部楼层

                               
登录/注册后可看大图
发表于 2008-6-26 08:38:13 | 显示全部楼层

                               
登录/注册后可看大图
发表于 2008-6-27 00:56:37 | 显示全部楼层

                               
登录/注册后可看大图
发表于 2008-6-27 00:57:23 | 显示全部楼层
thanks
发表于 2008-6-27 00:58:17 | 显示全部楼层
two days
发表于 2008-6-27 02:30:19 | 显示全部楼层
o shu kankan
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条

×

小黑屋| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-3-29 20:10 , Processed in 0.035177 second(s), 9 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表