在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 40438|回复: 304

[2008 6月新书] CMOS SRAM Circuit Design and Parametric Test

[复制链接]
发表于 2008-6-3 16:52:20 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
CMOS SRAM Circuit Design and Parametric Test in Nano-Scaled Technologies

http://www.amazon.com/Circuit-Design-Parametric-Nano-Scaled-Technologies/dp/1402083629/ref=sr_1_1?ie=UTF8&s=books&qid=1212482048&sr=8-1


                               
登录/注册后可看大图


Product Details

    * Hardcover: 200 pages
    * Publisher: Springer; 1 edition (June 2008)
    * Language: English
    * ISBN-10: 1402083629
    * ISBN-13: 978-1402083624

As technology scales into nano-meter region, design and test of StaticRandom Access Memories (SRAMs) becomes a highly complex task. Processdisturbances and various defect mechanisms contribute to the increasingnumber of unstable SRAM cells with parametric sensitivity. Growingsizes of SRAM arrays increase the likelihood of cells with marginalstability and pose strict constraints on transistor parametersdistributions.
Standard functional tests often fail to detect unstable SRAM cells.Undetected unstable cells deteriorate quality and reliability of theproduct as such cells may fail to retain the data and cause a systemfailure. Special design and test measures have to be taken to identifycells with marginal stability. However, it is not sufficient toidentify the unstable cells. To ensure reliable system operation,unstable cells have to be repaired.
CMOS SRAM Circuit Design and Parametric Test in Nano-ScaledTechnologies covers a broad range of topics related to SRAM design andtest. From SRAM operation basics through cell electrical and physicaldesign to process-aware and economical approach to SRAM testing. Theemphasis of the book is on challenges and solutions of stabilitytesting as well as on development of understanding of the link betweenthe process technology and SRAM circuit design in modern nano-scaledtechnologies.

Enjoy it!

[ 本帖最后由 jacocobi 于 2008-6-3 21:46 编辑 ]

CMOS SRAM Circuit Design and Parametric Test in Nano-Scaled Technologies.part1.rar

1.95 MB, 下载次数: 1366 , 下载积分: 资产 -2 信元, 下载支出 2 信元

CMOS SRAM Circuit Design and Parametric Test in Nano-Scaled Technologies.part2.rar

1.95 MB, 下载次数: 1031 , 下载积分: 资产 -2 信元, 下载支出 2 信元

CMOS SRAM Circuit Design and Parametric Test in Nano-Scaled Technologies.part3.rar

1.11 MB, 下载次数: 1012 , 下载积分: 资产 -2 信元, 下载支出 2 信元

 楼主| 发表于 2008-6-3 16:56:33 | 显示全部楼层
It is amazing, enjoy it.........
 楼主| 发表于 2008-6-3 21:48:24 | 显示全部楼层
新书顶三顶。。。。
发表于 2008-6-4 11:58:11 | 显示全部楼层
ddddddddddddddddddddddddd
发表于 2008-6-4 13:08:59 | 显示全部楼层
gggggggggggggggggggggg
发表于 2008-6-4 13:10:20 | 显示全部楼层
qqqqqqqqqqqqqqqqqq
发表于 2008-6-4 13:12:03 | 显示全部楼层
ddddddddddddd :victory:
发表于 2008-6-4 16:04:15 | 显示全部楼层
Good!
发表于 2008-6-4 20:39:03 | 显示全部楼层
Thanks a lot!
发表于 2008-6-5 02:29:37 | 显示全部楼层
thanks for your information..........................
thanks..........................................................
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条

×

小黑屋| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-3-28 23:18 , Processed in 0.030903 second(s), 8 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表