在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
EETOP诚邀模拟IC相关培训讲师 创芯人才网--重磅上线啦!
查看: 45329|回复: 316

经典数字电路教材:Digital Design: Principles and Practices, Third Edition

[复制链接]
发表于 2008-3-19 20:05:21 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x

                               
登录/注册后可看大图

                              Digital Design: Principles and Practices(Third Edition)

Description:
This newly revised book blends academic precision and practical experience in an authoritative introduction to basic principles of digital design and practical requirements in both board-level and VLSI systems.

The book covers the fundamental building blocks of digital design across several levels of abstraction, from CMOS gates to hardware design languages.  Important functions such as gates, decoders, multiplexers, flip-flops, registers, and counters are discussed at each level.

New edition features include de-emphasis of manual turn-the-crank procedures and MSI design, and earlier coverage of PLDs, FPGAs, and hardware design languages to get maximum leverage from modern components and software tools.  hdl coverage now includes VHDL as well as ABEL.

1. Introduction

About Digital Design
Analog versus Digital
Digital Devices
Electronic Aspects of Digital Design
Software Aspects of Digital Design
Integrated Circuits
Programmable Logic Devices
Application-Specific ICs
Printed-Circuit Boards
Digital-Design Levels
The Name of the Game
Going Forward


2. Number Systems and Codes

Positional Number Systems
Octal and Hexadecimal Numbers
General Positional-Number-System Conversions
Addition and subtraction of Nondecimal Numbers
Representation of Negative Numbers
Two's-Complement Addition and Subtraction
One's-Complement Addition and Subtraction
Binary Multiplication
Binary Division
Binary Codes for Decimal Numbers
Gray Code
Character Codes
Codes for Actions, Conditions, and States
n-Cubes and Distance
Codes for Detecting and Correcting Errors
Codes for Serial Data Transmission and Storage


3. Digital Circuits

Logic Signals and Gates
Logic Families
CMOS Logic
Electrical Behavior of CMOS Circuits
CMOS Steady-State Electrical Behavior
CMOS Dynamic Electrical Behavior
Other CMOS Input and Output Structures
CMOS Logic Families
Bipolar Logic
Transistor-Transistor Logic
TTL Families
CMOS/TTL Interfacing
Low-Voltage CMOS Logic and Interfacing
Emitter-Coupled Logic


4. Combinational Logic Design Principles

Switching Algebra
Combinational-Circuit Analysis
Combinational-Circuit Synthesis
Programmed Minimization Methods
Timing Hazards
The ABEL Hardware Description Language
The VHDL Hardware Description Language

5. Combinational Logic Design Practices

Documentation Standards
Circuit Timing
Combinational PLDs
Decoders
Encoders
Three-State Devices
Multiplexers
Exclusive-OR Gates and Parity Circuits
Comparators
Adders, Subtractors, and ALUs
Combinational Multipliers

6. Combinational-Circuit Design Examples

Building-Block Design Examples
Design Examples Using ABEL and PLDs
Design Examples Using VHDL

7. Sequential Logic Design Principles

Bistable Elements
Latches and Flip-Flops
Clocked Synchronous State-Machine Analysis
Clocked Synchronous State-Machine Design
Designing State Machines Using State Diagrams
State-Machine Synthesis Using Transition Lists
Another State-Machine Design Example
Decomposing State Machines
Feedback Sequential Circuits
Feedback Sequential-Circuit Design
ABEL Sequential-Circuit Design Features
VHDL Sequential-Circuit Design Features

8. Sequential Logic Design Practices

Sequential-Circuit Documentation Standards
Latches and Flip-Flops
Sequential PLDs
Counters
Shift Registers
Iterative versus Sequential Circuits
Synchronous Design Methodology
Impediments to Synchronous Design
Synchronizer Failure and Metastability

9. Sequential-Circuit Design Examples

Design Examples Using ABEL and PLDs
Design Examples Using VHDL

10. Memory, CPLDs, and FPGAs

Read-Only Memory
Read/Write Memory
Static RAM
Dynamic RAM
Complex Programmable Logic Devices
Field-Programmable Gate Arrays

11. Additional Real-World Topics

Computer-Aided Design Tools
Design for Testability
Estimating Digital System Reliability
Transmission Lines, Reflections, and Termination

[ 本帖最后由 lxandlj 于 2008-3-19 20:07 编辑 ]

Wakerly__1999__-_Digital_Design_Principles_and_Practices.part1.rar

3.81 MB, 下载次数: 1471 , 下载积分: 资产 -2 信元, 下载支出 2 信元

Wakerly__1999__-_Digital_Design_Principles_and_Practices.part2.rar

544.01 KB, 下载次数: 1236 , 下载积分: 资产 -2 信元, 下载支出 2 信元

发表于 2008-3-20 07:42:35 | 显示全部楼层
发表于 2008-3-20 09:41:02 | 显示全部楼层
push~~~~~~~~~~~~~~~``
发表于 2008-3-20 18:46:24 | 显示全部楼层
Ding!!!!!!!!!!!!
发表于 2008-3-29 09:08:56 | 显示全部楼层
楼主的资料真是多呀,佩服佩服,学习学习
发表于 2008-3-29 13:11:22 | 显示全部楼层

楼主的资料真是多呀,佩服佩服,学习学习

楼主的资料真是多呀,佩服佩服,学习学习
楼主的资料真是多呀,佩服佩服,学习学习
发表于 2008-3-29 13:12:22 | 显示全部楼层

Ding!!!!!!!!!!!!

Ding!!!!!!!!!!!!Ding!!!!!!!!!!!!
发表于 2008-4-1 19:55:23 | 显示全部楼层
太谢谢了!
发表于 2008-4-2 11:43:37 | 显示全部楼层

Good

太谢谢了!
发表于 2008-4-2 11:44:36 | 显示全部楼层

Good

太谢谢了!
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条

小黑屋| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-3-29 21:28 , Processed in 0.053491 second(s), 8 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表