在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 2297|回复: 3

[招聘] 成都美资公司招聘数字前端,后端工程师

[复制链接]
发表于 2014-9-22 11:06:41 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
本帖最后由 liqiang998 于 2014-9-22 17:35 编辑

成都美资公司招聘logic design engineer,请有意愿者发送中英文简历到邮箱: mapjohnlee@sina.com
以下是JD:

(Sr.) Logic Design Engineer

Responsibilities



1. Product spec preparation
2. Digital circuit and module design & verification spec
3. Responsible for RTL design & simulation
4. Responsible for module & chip logic synthesis, static timing analysis and formal verification
5. Chip debug and testing after chip tape-out
6. Work with application engineers for customer support
Requirements
1. More than 2 years of work experience in digital circuit design
2. Bachelor or above degree in Microelectronic or Electronic and Information Engineering
3. Good verbal and written English communication skill
4. Good team work spirit
5. Familiar with hardware description languages such as Verilog or VHDL
6. Good knowledge of test benches, synthesis and timing analysis, DFT is a plus
7. Familiar with IC design & verification tool flow with hands-on experience in DC, PT, RC, ETS, NC-Sim and spyglass
8. Good knowledge of script language, such as Tcl, Python, and Perl
9. Knowledge of MCU architecture especially ARM based MCU is a plus
应届生参看以下JD:
Design Engineer (Logic)- New graduates
Responsibilities

1.
Write logic design specification2.
Write verification plan3.
Write RTL code4.
Perform logic simulation and debug5.
Co-work with logic synthesis engineer, to meet target chip size and performance6.
Co-work with DFT design engineer, to meet target fault coverage
Requirements
1. Bachelor or above degree of Microelectronic Engineering or related
2. Knowledge of logic IC development flow3. Experience of writing design spec and verification plan4. Experience of using Verilog to code RTL5. Experience of logic simulation and debug, with Cadence or Synopsys tools6. Capability of writing scripts, such as cshell, tcl, Perl and so on 7. Knowledge of ARM core is a big plus8. Knowledge of advance verification methodology (e.g. UVM) is a plus9. Knowledge of DFT is a plus10. Fluent verbal and written English11. Good sense of teamwork, strong learning capabilities.


机会难得,大家踊跃哦
发表于 2014-9-24 23:15:02 | 显示全部楼层
公司情况,能不能简单介绍一下
发表于 2014-10-7 22:56:49 | 显示全部楼层
回复 1# liqiang998


    请问研究生做了3年模拟IC设计的想转数字IC设计,贵公司愿意要么?
 楼主| 发表于 2014-12-3 11:56:40 | 显示全部楼层
该职位还在招聘中,请速发简历
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条

小黑屋| 手机版| 关于我们| 联系我们| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2025-7-5 00:12 , Processed in 0.022181 second(s), 9 queries , Gzip On, MemCached On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表