在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 1506|回复: 2

[招聘] Cadence 北京招聘Principal Design Engineer (数字前端设计)

[复制链接]
发表于 2014-2-24 10:25:41 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x

Title: Principal Design Engineer (数字前端设计)Joblocation: Beijing更多职位信息敬请关注Cadence公众微信平台:Cadence中国招聘 If you have interest, PLS send your update CV to zhangyl@cadence.com PositionDescription: Deliver/implement DDR IP. The engineer should beable to act as a strong team member and contributor, leading team projects andinitiatives. Exercise judgment within generally defined practices and policies. Specificduties include:- Be responsible for building and leading ahigh-performance IC design team, owning the IC micro-architecture, package andtest platform development, refining the EDA design flow - Proficiency in logic design, simulation,synthesis, STA and testing- Proficiency in Verilog and its simulationenvironment- Good knowledge of IC design * At least five years experience driving complexIC development projects, excellent communication skills and the uncanny abilityto both lead and contribute in a cooperative team environment.   PositionRequirements: 1. Essential Qualifications: Must have BS degreewith 10+ years of applicable experience, MS degree with 6+ years of applicableexperience in electrical engineering, microelectronics, comparable engineeringscience or solid state physics. 2. Essential that the individual demonstratesstrong communication, verbal and written. 3. Requires good communication skillsin English.

Joblocation: Beijing/Shanghai

更多职位信息敬请关注Cadence公众微信平台:Cadence中国招聘

If you have interest, PLS send your update CV to zhangyl@cadence.com

PositionDescription:

Deliver/implement DDR IP. The engineer should beable to act as a strong team member and contributor, leading team projects andinitiatives. Exercise judgment within generally defined practices and policies.

Specificduties include:

- Be responsible for building and leading ahigh-performance IC design team, owning the IC micro-architecture, package andtest platform development, refining the EDA design flow

- Proficiency in logic design, simulation,synthesis, STA and testing

- Proficiency in Verilog and its simulationenvironment

- Good knowledge of IC design

* At least five years experience driving complexIC development projects, excellent communication skills and the uncanny abilityto both lead and contribute in a cooperative team environment.

  

PositionRequirements:

1. Essential Qualifications: Must have BS degreewith 10+ years of applicable experience, MS degree with 6+ years of applicableexperience in electrical engineering, microelectronics, comparable engineeringscience or solid state physics.

2. Essential that the individual demonstratesstrong communication, verbal and written. 3. Requires good communication skillsin English.

发表于 2014-2-24 15:35:47 | 显示全部楼层
这个级别蛮高的。
回复 1# kengteng
发表于 2014-2-26 14:35:54 | 显示全部楼层
上海有职位吗
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /2 下一条


小黑屋| 手机版| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-11-20 23:32 , Processed in 0.015911 second(s), 8 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表