在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
芯片精品文章合集(500篇!)    创芯人才网--重磅上线啦!
查看: 29390|回复: 110

[招聘] 2013上海IC设计职位专题(半月更新)

[复制链接]
发表于 2011-12-6 08:59:28 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
本帖最后由 fcwr_005 于 2013-4-24 18:14 编辑

近期上海招聘asic/soc研发工程师,有意的朋友邮件联系
美满电子科技(Marvell)
Senior Software Leader- SOC Platform
Description:  
1) An embedded Software tech leader then a potential department manager to manage a fast growing team.  
2) Team focus: provide a low cost low power SOC mobile software platform  
3) Job responsibilities: IP validation, Linux/Windows device driver development, Linux BSP support, SOC simulator  customer support.  
Qualifications:  
1) Master or PhD in EE or Computer Engineering  
2) 5 to 12 year working experiences in top tier semiconductor company  
or system company  
3) 5 or 6 man team management experience  
4) System/Product development process management  
5) Solid Mobile arm based SOC platform development experience: ARM,  
memory subsystem, connectivity like PCIe/USB/GbE, low power design.  
6) programing skills: C++/C/Assembly,  
7) Equpiment skills: ARM debugger, Oscilloscope, LA, power meter,  
GPIB automation.  
8) Communication skills: efficient English communication, presentation skill
IC人才网原链:http://www.jobic.cn/Html/JobDetail/39950.html

矽映电子科技(上海)有限公司
Senior Staff Engineer, Analog/mixed Signal IC Design (Wireless)
Responsibilities:

- Technical lead of the wireless team in China designing analog blocks such as PLL, ADC, DAC, Filter, Regulator, SERDES
- Corner Simulations (Cadence, Spectre, Ocean, Monte Carlo, ADS)
- layout design
- Block/chip level verification (LVS, DRC, LPE)
- Design review
- Chip level integration
- Test, characterization, debug
- Close work with US team including occasional travel
IC人才网原链:http://www.jobic.cn/Html/JobDetail/43018.html

谱瑞集成电路(上海)有限公司
ASIC Verification Engineer
· Solid integrated circuit  solidstate devices knowledge  

· Strong problem solving capability  

· Good engineering discipline withteam work spirit  

· Specialties
in some areas of PLL,high speed circuit design, I/O design, LVDS, ESD,
ADC/DAC, mixed signal design,CMOS switching regulator  noise
reduction are the plus

· MS degree in EE or relevant area (orBS degree with 3+ years experience)
IC人才网原链:http://www.jobic.cn/Html/JobDetail/42353.html

更多职位IC人才网:www.jobic.cn
注册简历:http://www.jobic.cn/Resume/Register.aspx
邮箱:abel.zhang@jobic.cn
电话:0755-26490606
发表于 2011-12-6 13:29:06 | 显示全部楼层
WHAT IS THIS?
 楼主| 发表于 2011-12-6 21:15:12 | 显示全部楼层
回复 2# raymond5891


    在招ASIC设计工程师,有意的朋友邮件联系!
发表于 2011-12-8 11:05:57 | 显示全部楼层
回复 1# fcwr_005


    请问工作地点是哪里,必须要硕士及以上?
 楼主| 发表于 2011-12-9 18:33:22 | 显示全部楼层
回复 4# kobefly225


    上海的职位,硕士学位,有意的话邮件联系!
发表于 2011-12-12 13:59:26 | 显示全部楼层
请问邮箱地址是什么?
 楼主| 发表于 2011-12-13 08:28:18 | 显示全部楼层
回复 6# smartwang


    邮箱abel.zhang@jobic.cn
发表于 2011-12-16 09:24:37 | 显示全部楼层
都要硕士阿!
 楼主| 发表于 2011-12-19 19:34:18 | 显示全部楼层
回复 8# mahaluluxu


    不是的,依职位而定,当然硕士以上最好
 楼主| 发表于 2011-12-20 18:21:42 | 显示全部楼层
近期招聘:ASIC设计工程师,有意的朋友邮件联系!
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /2 下一条

小黑屋| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-5-19 10:28 , Processed in 0.032077 second(s), 9 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表